Control Path Oriented Verification of Sequential Generic Circuits with Control and Data Path
نویسندگان
چکیده
Usually, digital circuits are split up into control and data path as there are speciic synthesis methods for controllers and operation units. However, all known approaches to hardware veriication which make use of this fact, model the operation unit also as a nite-state machine. This leads to enormous space requirements which limit the applicability of these approaches. In order to avoid this, abstraction mechanisms can be used to map boolean tuples onto more complex data types. However, approaches to the ver-iication of generic n-bit circuits have considered so far only circuits with simple controllers, such that the veriication of only combinational circuits or special cases of sequential circuits is possible. In this paper, we present a new approach to hardware veriication which allows the veriication of generic circuits with non-trivial controllers.
منابع مشابه
A controller redesign technique to enhance testability of controller-data path circuits
We study the effect of the controller on the testability of sequential circuits composed of controllers and data paths. We show that even when all the loops of the circuit have been broken by using scan flip-flops (FF’s) and the control and data path parts are individually 100%testable, the composite circuit may not be easily testable by gatelevel sequential automatic test pattern generation (A...
متن کاملg Different Formal i sms for Hardware Verification
Model Checking as the predominant technique for automatically verifying circuits suffers from the well-known state explosion problem. This hinders the verification of circuits which contain non-trivial data paths. Recently, it has been shown that for those circuits it may be useful to separate the control and data part prior to verification. This paper is also based on this idea and presents an...
متن کاملDesign of VHDL-based totally self-checking finite-state machine and data-path descriptions
This paper presents a complete methodology to design a Totally Self-Checking sequential architecture based on the generic architecture of FSMD (finite state machine and data path), such as the one deriving from VHDL specifications. The control part of the system is designed to be Self-Checking by adopting a state assignment providing a constant Hamming distance between each 〈present state, next...
متن کاملPartial Order Reduction for Timed Circuit Verification Based on Level Oriented Model
Using a level oriented model for verification of asynchronous circuits helps users to easily construct formal models with high readability or to naturally model data-path circuits. On the other hand, in order to use such a model for larger circuit, some technique to avoid the state explosion problem is essential. This paper first defines a level oriented formal model based on time Petri nets, a...
متن کاملFast Test Pattern Generation for Sequential Circuits Using Decision Diagram Representations
The paper presents a novel hierarchical approach to test pattern generation for sequential circuits based on an input model of mixed-level decision diagrams. A method that handles, both, data and control parts of the design in a uniform manner is proposed. The method combines deterministic and simulation-based techniques. On the register-transfer level, deterministic path activation is combined...
متن کامل